Upcoming Projects
Combinational Cell Library for Minecraft (Yosys)
A Yosys-compatible standard cell library that maps synthesized combinational logic onto Minecraft redstone components.
Planned
RISC-V CPU
A from-scratch RISC-V CPU core, implemented in RTL from the ISA spec up.
Planned